

Inventor: WATT et al SN 10/714,483/Sheet 1 of 56 Atty. Dkt.: 550-471







Inventor: WATT et al SN 10/714,483/Sheet 2 of 56 Atty. Dkt.: 550-471

2 / 56


DOMAIN SECURE NON-SECURE MONITOR MODE 1 NS MODE 1 S MODE 1 NS MODE 2 S MODE 2 2

FIG. 3








3 / 56




4 / 56










6 / 56











Inventor: WATT et al SN 10/714,483/Sheet 9 of 56 Atty. Dkt.: 550-471



10 / 56



Inventor: WATT et al SN 10/714,483/Sheet 11 of 56 Atty. Dkt.: 550-471

11 / 56

EXCEPTION	V::01/01:00:101	Corresponding Mode
RESET	0x00	SUPERVISOR MODE
UNDEF	0x04	MONITOR MODE / UNDEF MODE
SWI	0x08	SUPERVISOR MODE / MONITOR MODE
PREFETCH ABORT	0x0C	ABORT MODE / MONITOR MODE
DATA ABORT	.0x10	ABORT MODE / MONITOR MODE
IRQ / SIRQ	0x18	IRQ MODE / MONITOR MODE
FIQ	0x1C	FIQ MODE / MONITOR MODE
SMI .	0x20	UNDEF MODE / MONITOR MODE

FIG. 14

MONITOR

RESET	VM0
UNDEF	VM1
SWI	VM2
PREFETCH ABORT	VM3
DATA ABORT	VM4
IRQ / SIRQ	VM5
FIQ	VM6
SMI	VM7

SECURE

RESET	VS0
UNDEF	VS1
SWI	VS2
PREFETCH ABORT	VS3
DATA ABORT	VS4
IRQ / SIRQ	VS5
FIQ	VS6
SMI	VS7

NON-SECURE


RESET	VNS0
UNDEF	VNS1
SWI	VNS2
PREFETCH ABORT	VNS3
DATA ABORT	VNS4
IRQ / SIRQ	VNS5
FIQ	VNS6
SMI	VNS7

FIG. 15

Inventor: WATT et al SN 10/714,483/Sheet 12 of 56 Atty. Dkt.: 550-471

12 / 56

CP15 MONITOR TRAP MASK REGISTER



98 INSTRUCTION ATTEMPTING
CPRS → MONITOR?

100 GENERATE CPRS
VIOLATION EXCEPTION


102 RUN MONITOR PROGRAM
IN MONITOR MODE
STARTING AT CPSR
VIOLATION ENTRY POINT


STOP

FIG. 17


Inventor: WATT et al SN 10/714,483/Sheet 13 of 56 Atty. Dkt.: 550-471

13 / 56





Inventor: WATT et al SN 10/714,483/Sheet 14 of 56 Atty. Dkt.: 550-471






FIG. 21


Inventor: WATT et al SN 10/714,483/Sheet 15 of 56 Atty. Dkt.: 550-471

15 / 56

														•			_		
MONITOR	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10 .	R11	R12	R13_MON	R14_MON	PC		CPSR	SPSR_MON
	•					•													
FASI	R0	R1	R2	R3	R4	R5	R6	R7	R8_FIQ	R9_FIQ	R10_FIQ	R11_FIQ	R12_FIQ	R13_FIQ	R14_FIQ	PC		CPSR	SPSR_FIQ
INTERRUPT	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13_IRQ	R14_IRQ	PC		CPSR	SPSR_IRQ
UNDEFINED	RO	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13_UND	R14_UND	PC		CPSR	SPSR_UND
ABORT	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	167 672	11:17 72	PC		CPSR	SPSR_ABT
SUPERVISOR	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	0)/KS_01/K	0/\S ##&	PC		CPSR	SPSR_SVC
SYSTEM	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	PC		CPSR	
USER	Ro	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	P.		CPSR	


FIG. 22


Inventor: WATT et al SN 10/714,483/Sheet 16 of 56 Atty. Dkt.: 550-471




Inventor: WATT et al SN 10/714,483/Sheet 17 of 56 Atty. Dkt.: 550-471

17⁻/ 56





18 / 56



19 / 56




FIG. 27

20 / 56






FIG. 28

21/56



22 / 56



23 / 56




FIG. 31

Inventor: WATT et al SN 10/714,483/Sheet 24 of 56 Atty. Dkt.: 550-471

24 / 56





FIG. 32

25 / 56



INTERRUPT TYPE/PRIORITY	HOW HANDLED				
1	S .				
2	S	•			
3	NS				
4	NS/S	NO S ONLY			
5	NS	HANDLERS LOWER THAN HIGHEST NS			
6	NS/S				
. 7 .	NS	HANDLER			
•	• ,				
•	•				

FIG. 34




FIG. 35

Atty. Dkt.: 550-471

27 / 56






FIG. 36

28 / 56





Inventor: WATT et al SN 10/714,483/Sheet 30 of 56 Atty. Dkt.: 550-471

30 / 56






FIG. 39

Inventor: WATT et al SN 10/714,483/Sheet 31 of 56


Atty. Dkt.: 550-471

31 / 56






Inventor: WATT et al SN 10/714,483/Sheet 32 of 56 Atty. Dkt.: 550-471




Inventor: WATT et al SN 10/714,483/Sheet 33 of 56 Atty. Dkt.: 550-471



Inventor: WATT et al SN 10/714,483/Sheet 34 of 56 Atty. Dkt.: 550-471

34 / 56



Inventor: WATT et al SN 10/714,483/Sheet 35 of 56 Atty. Dkt.: 550-471

35 / 56




FIG. 45




FIG. 46

37 / 56





FIG. 47




2100 2120~ · S X+1 X. 2110~ NS PHYSICAL


FIG. 49

ADDRESS SPACE


39 / 56




40 / 56




Inventor: WATT et al SN 10/714,483/Sheet 41 of 56 Atty. Dkt.: 550-471






Inventor: WATT et al SN 10/714,483/Sheet 42 of 56 Atty. Dkt.: 550-471


42 / 56






Inventor: WATT et al SN 10/714,483/Sheet 43 of 56


Atty. Dkt.: 550-471




Inventor: WATT et al SN 10/714,483/Sheet 44 of 56 Atty. Dkt.: 550-471




45 / 56



46 / 56



47 / 56



METHOD OF ENTRY	HOW TO PROGRAM?	HOW TO ENTER?	ENTRY MODE
BREAKPOINT HITS	DEBUG TAP OR SOFTWARE (CP14)	PROGRAM BREAKPOINT REGISTER AND/OR CONTEXT-ID REGISTER AND COMPARISONS SUCCEED WITH INSTRUCTION ADDRESS AND/OR CP15 CONTEXT ID (²)	HALT/MONITOR (1)
SOFTWARE BREAKPOINT INSTRUCTION	PUT A BKPT INSTRUCTION INTO SCAN CHAIN 4 (INSTRUCTION TRANSFER REGISTER) THROUGH DEBUG TAP OR USE BKPT INSTRUCTION DIRECTLY IN THE CODE	BKPT INSTRUCTION MUST REACH EXECUTION STAGE	HALT/MONITOR
VECTOR TRAP BREAKPOINT	DEBUG TAP	PROGRAM VECTOR TRAP REGISTER AND ADDRESS MATCHES	HALT/MONITOR
WATCHPOINT HITS	DEBUG TAP OR SOFTWARE (CP14)	PROGRAM WATCHPOINT REGISTER AND/OR CONTEXT-ID REGISTER AND COMPARISONS SUCCEED WITH INSTRUCTION ADDRESS AND/OR CP15 CONTEXT ID (²)	HALT/MONITOR (1)
INTERNAL DEBUG REQUEST	DEBUG TAP	HALT INSTRUCTION HAS BEEN SCANNED IN	HALT
EXTERNAL DEBUG REQUEST	NOT APPLICABLE	EDBGRQ INPUT PIN IS ASSERTED	HALT

 $(^2)$: THE CORES HAVE SUPPORT FOR THREAD-AWARE BREAKPOINTS AND WATCHPOINTS IN ORDER TO ABLE TO ENABLE SECURE DEBUG ON SOME PARTICULAR THREADS. (1). IN MONITOR MODE, BREAKPOINTS AND WATCHPOINTS CANNOT BE DATA-DEPENDENT.


FIG. 60

49 / 56

NAME	MEANING	RESET VALUE	ACCESS	INSERTED IN SCAN CHAIN FOR TEST
MONITOR MODE ENABLE BIT	0: HALT MODE 1: MONITOR MODE	1	R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) •R/W BY USING MRC/MCR INSTRUCTION (CP14)	YES
SECURE DEBUG ENABLE BIT	0: DEBUG IN NON-SECURE WORLD ONLY 1: DEBUG IN SECURE WORLD AND NON- SECURE WORLD		IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1	NO
SECURE TRACE ENABLE BIT	0: ETM IS ENABLED IN NON-SECURE WORLD ONLY. 1: ETM IS ENABLED IN SECURE WORLD AND NON- SECURE WORLD	0	IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1	NO
SECURE USER- MODE ENABLE BIT	0: DEBUG IS NOT POSSIBLE IN SECURE USER MODE 1: DEBUG IS POSSIBLE IN SECURE USER MODE	1	IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1	NO
SECURE THREAD- AWARE ENABLE BIT	0: DEBUG IS NOT POSSIBLE FOR A PARTICULAR THREAD 1: DEBUG IS POSSIBLE FOR A PARTICULAR THREAD	0	IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1	NO ·

FIG. 61

50 / 56






FIG. 62

FUN	ICT	ION	TΑ	BLE
				\neg

D	SI	SE	CK.	Q[n+1]
0	Х	0		0
1	Х	0		1
X	Х	Х	/	Q[n]
×	0	1		0
×	1	1		1






FIG. 63


51 / 56






Inventor: WATT et al SN 10/714,483/Sheet 52 of 56 Atty. Dkt.: 550-471


52 / 56






Inventor: WATT et al SN 10/714,483/Sheet 53 of 56 Atty. Dkt.: 550-471

53 / 56





Inventor: WATT et al SN 10/714,483/Sheet 54 of 56 Atty. Dkt.: 550-471

54 / 56

	MEANING	NO INTRUSIVE DEBUG IN ENTIRE WORLD IS POSSIBLE. ANY DEBUG REQUEST, BREAKPOINTS, WATCHPOINTS, AND OTHER MECHANISM TO ENTER DEBUG STATE ARE IGNORED IN ENTIRE SECURE WORLD	DEBUG IN ENTIRE SECURE WORLD IS POSSIBLE	DEBUG IN SECURE USER-MODE ONLY. ANY DEBUG REQUEST, BREAKPOINTS, WATCHPOINTS, AND OTHER MECHANISM TO ENTER DEBUG STATE ARE TAKEN INTO ACCOUNT IN USER MODE ONLY. (BREAKPOINTS AND WATCHPOINTS LINKED OR NOT TO A THREAD ID ARE TAKEN INTO ACCOUNT). ACCESS IN DEBUG IS RESTRICTED TO WHAT SECURE USER CAN HAVE ACCESS TO. DEBUG IS POSSIBLE ONLY IN SOME PARTICULAR THREADS. IN THAT CASE ONLY THREAD-AWARE BREAKPOINTS AND WATCHPOINTS LINKED TO A THREAD ID ARE TAKEN INTO ACCOUNT TO ENTER DEBUG STATE. EACH THREAD CAN MOREOVER DEBUG ITS OWN CODE, AND ONLY ITS OWN CODE.
CP14 BITS IN DEBUG AND STATUS CONTROL REGISTER	SECURE THREAD- AWARE DEBUG ENABLE BIT	×	×	0 1
BUG AND STATUS	SECURE USER- MODE DEBUG ENABLE BIT	×	0	
CP14 BITS IN DE	SECURE DEBUG ENABLE BIT	0	-	_


FIG. 69A

Inventor: WATT et al SN 10/714,483/Sheet 55 of 56 Atty. Dkt.: 550-471

55 / 56

CP14 BITS IN DI	EBUG AND STATUS	CONTROL REGISTER	
SECURE TRACE ENABLE BIT	SECURE USER- MODE DEBUG ENABLE BIT	SECURE THREAD- AWARE DEBUG ENABLE BIT	MEANING
0	. х	×	NO OBSERVABLE DEBUG IN ENTIRE SECURE WORLD IS POSSIBLE. TRACE MODULE (ETM) MUST NOT TRACE INTERNAL CORE ACTIVITY
1	0	×	TRACE IN ENTIRE SECURE WORLD IS POSSIBLE
1	1	0	TRACE IS POSSIBLE WHEN THE CORE IS IN SECURE USER-MODE ONLY
. 1	1	1	TRACE IS POSSIBLE ONLY WHEN THE CORE IS EXECUTING SOME PARTICULAR THREADS IN SECURE USER MODE. PARTICULAR HARDWARE MUST BE DEDICATED FOR THIS, OR RE-USE BREAKPOINT REGISTER PAIR: CONTEXT ID MATCH MUST ENABLE TRACE INSTEAD OF ENTERING DEBUG STATE

FIG. 69B



Inventor: WATT et al SN 10/714,483/Sheet 56 of 56 Atty. Dkt.: 550-471

56 / 56

FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH ABORT WATCHPOINT HITS NON-SECURE DATA ABORT HANDLER INTERNAL DEBUG REQUEST FOR OTHER NON-SECURE PREFETCH ABORT ABORT HANDLER EXCEPTIONS, SECURE PREFETCH ABORT ABORT HANDLER DEBUG STATE IN HALT MODE DEBUG STATE IN HALT MODE			
SOFTWARE BREAKPOINT INSTRUCTION VECTOR TRAP BREAKPOINT DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH ABORT WATCHPOINT HITS NON-SECURE DATA ABORT HANDLER NON-SECURE DATA ABORT HANDLER NON-SECURE DATA ABORT HANDLER DEBUG STATE IN HALT MODE DEBUG STATE IN HALT MODE	METHOD OF ENTRY		
NON-SECURE PREFETCH ABORT HANDLER VECTOR TRAP BREAKPOINT DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH ABORT WATCHPOINT HITS NON-SECURE DATA ABORT HANDLER ABORT HANDLER DISABLED FOR SECURE DATA ABORT AND SECURE PREFETCH ABORT EXCEPTIONS, SECURE PREFETCH ABORT SECURE DATA ABORT HANDLER INTERNAL DEBUG REQUEST DEBUG STATE IN HALT MODE DEBUG STATE IN HALT MODE	BREAKPOINT HITS		
VECTOR TRAP BREAKPOINT DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH ABORT WATCHPOINT HITS NON-SECURE DATA ABORT HANDLER DISABLED FOR SECURE DATA ABORT AND SECURE PREFETCH ABORT EXCEPTIONS, SECURE PREFETCH ABORT SECURE DATA ABORT HANDLER INTERNAL DEBUG REQUEST DISABLED FOR SECURE DATA ABORT AND SECURE PREFETCH ABORT EXCEPTIONS, SECURE PREFETCH ABORT DEBUG STATE IN HALT MODE DEBUG STATE IN HALT MODE			
INTERNAL DEBUG REQUEST DEBUG STATE IN HALT MODE OF THE PROPERT OF THE PROPERTY OF THE PROPERT		DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH	DATA ABORT AND SECURE PREFETCH ABORT EXCEPTIONS (¹). FOR OTHER EXCEPTIONS, SECURE
INTERNAL DEBUG REGULAT DEBUG CTATE IN HALT MODE	WATCHPOINT HITS		
DEDUC STATE IN HALT MODE	INTERNAL DEBUG REQUEST	DEBUG STATE IN HALT MODE	DEBUG STATE IN HALT MODE
		DEBUG STATE IN HALT MODE	DEBUG STATE IN HALT MODE

⁽¹⁾ SEE INFORMATION ON VECTOR TRAP REGISTER

FIG. 71A

METHOD OF ENTRY	ENTRY IN NON-SECURE WORLD	ENTRY IN SECURE WORLD
BRÉAKPOINT HITS	NON-SECURE PREFETCH ABORT HANDLER	BREAKPOINT IGNORED
SOFTWARE BREAKPOINT INSTRUCTION	NON-SECURE PREFETCH ABORT HANDLER	INSTRUCTION IGNORED (1)
VECTOR TRAP BREAKPOINT	DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER INTERRUPTION NON-SECURE PREFETCH ABORT	BREAKPOINT IGNORED
WATCHPOINT HITS	NON-SECURE DATA ABORT HANDLER	WATCHPOINT IGNORED
INTERNAL DEBUG REQUEST	DEBUG STATE IN HALT MODE	REQUEST IGNORED
EXTERNAL DEBUG REQUEST	DEBUG STATE IN HALT MODE	aunceanne acommina (1900-1906) (1900-1906) (1900-1906) (1900-1906) (1900-1906) (1900-1906) (1900-1906) (1900-1
DEBUG RE-ENTRY FROM SYSTEM SPEED ACCESS	NOT APPLICABLE	NOT APPLICABLE

 $^(^1)$ AS SUBSTITUTION OF BKPT INSTRUCTION IN SECURE WORLD FROM NON-SECURE WORLD IS NOT POSSIBLE, NON-SECURE ABORT MUST HANDLE THE VIOLATION.

 $^(^2)$ NOTE THAT WHEN EXTERNAL OR INTERNAL DEBUG REQUEST IS ASSERTED, THE CORE ENTERS HALT MODE AND NOT MONITOR MODE

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.